We have investigated the self-heating effect on DC and RF performances of identically fabricated AlGaN/GaN HEMTs on CVD-Diamond (GaN/Dia) and Si (GaN/Si) substrates. Self-heating induced device performances were extracted at different values drain bias voltage (V D ) and dissipated DC power density (P D ) in continuous wave (CW) operating condition. The effect of self-heating was observed much lesser in GaN/Dia HEMTs than GaN/Si HEMTs in terms of I D , I G , g m , f T and f max reduction. Increased channel temperature caused by joule heating at high P D reduces the 2-DEG carrier mobility in the channel of the device. This behaviour was also confirmed by TCAD simulation which showed ∼3.9-times lower rising rate of maximum channel temperature and lowers thermal resistance (R th ) in GaN/Dia HEMTs than GaN/Si HEMTs. Small signal measurements and equivalent circuit parameter extraction were done to analyze the variation in performance of the devices. Our investigation reveals that the GaN/Dia HEMT is a promising candidate for high power density CW operation without significant reduction in electrical performance in a large drain bias range.
I. INTRODUCTION
AlGaN/GaN high-electron-mobility transistors (HEMTs) are promising candidates for high power continuous wave (CW) operations in compact solid-state power amplifier (SSPA) modules which are ideal for civil avionics, communications, industrial, scientific, and medical applications. GaN HEMTs have the desirable intrinsic capacity of handling large current and power densities due to its unique material properties such as large band gap, high electron velocity and critical breakdown field [1] . However, thermal management, size reduction and long term reliable operation for GaN-based devices are some of the major challenges, especially when the device is operating at high drain bias voltage (e.g., V D 28-48 V). High drain bias voltage causes a higher longitudinal electric field at the gate edge of the gate-drain region near the AlGaN/GaN interface. Under such condition, a large electric field exists at the gate edge near the 2-dimensional electron gas (2-DEG) of AlGaN/GaN interface [2] . The scattering of 2-DEG electrons with the generated phonons leads to large joule heating (self-heating) and increasing the lattice temperature locally (called hot spot) [3] , [4] . Self-heating effect becomes more prominent when device size further reduces, mainly by lowering gatedrain spacing (L gd ), the gate to gate pitch (L gg ). Here, substrate plays an important medium for transporting the joule heat away from the hot spot region of the device. However, poor heat emission from conventional substrates (e.g., Si, Sapphire) further accelerates self-heating, which causes additional phonon scattering in the channel and degrades the 2-DEG effective carrier mobility (μ eff ). This eventually leads to degraded DC and RF performance with an increase in V D .
To avoid self-heating effect, a superior thermal conductive material such as Diamond (10-20 W/cm-K) [5] , has been employed as a substrate to dissipate the generated heat from the active region of the device. Researchers have also reported AlGaN/GaN HEMTs on Diamond with dissipated DC power density (P D = V D × I D ) of 22 W/mm (CW) [6] , and 24 W/mm in pulse condition as well as 3.6-times higher RF power capability over GaN/SiC HEMTs [7] . These results show the strong manifestation of exploiting best transport properties of GaN HEMT by using Diamond as a substrate. However, the bias conditions effect on self-heating and transport properties in AlGaN/GaN HEMTson-Diamond have not been reported so far. Such work is inevitable for developing the electrical and thermal model of device as well as understanding the operating limit of GaN HEMTs for next-generation high power DC and RF application. In this work, we systematically investigated the self-heating effect on DC and RF performance with increasing the drain bias voltage and quantitatively analysed the results under increasing dissipated DC power density (P D = V D × I D ). Results were also compared and analysed with identical GaN HEMTs fabricated on Si (111) (low thermal conductive substrate, ∼1.5 W/cm.K). For a fair comparison of electrical performances, GaN HEMT on-Si was selected with similar 2-DEG property and identical device dimensions in this study. However, buffer thickness is higher in GaN/Si HEMT than GaN/Dia HEMT. Effect of this difference in channel temperature was also simulated. Figure 1 shows the schematic cross-sectional diagram of (a) GaN/Dia HEMT and (b) GaN/Si HEMTs. GaN/Dia (GaN/Si) HEMT exhibited an average room temperature 2-DEG mobility (μ) of 1502 (1450) cm 2 V −1 s −1 , sheet carrier density (n s ) (of 0.97 × 10 13 (1.0 × 10 13 ) cm −2 and an average sheet resistance of 422 (430) ohm/sq. with a variation of ±3% over the full 4-inch wafer. The product of μ and n s (μ × n s ) is almost the same for GaN/Si (1.450×10 16 V −1 .s −1 ) and GaN/Dia (1.457×10 16 V −1 .s −1 ). The device fabrication started with the mesa isolation using BCl 3 /Cl 2 plasma. The ohmic contact was formed by depositing conventional Ti/Al/Ni/Au metal stacks followed by rapid thermal annealing at 825 • C for 30s in an N 2 atmosphere. Next, the Ni/Au (150/300 nm) gate metalization was formed using conventional lithography and e-beam evaporation followed by a lift-off process. Further, thick Ti/Au (50/1000 nm) metalization was done to withstand high power density during operation. The devices were then passivated with 120-nm-thick SiN using plasma-enhanced chemical vapor deposition (PECVD). In this study, we have used the device dimensions of L sg /W g /L g /L gd = 2/(2×100)/2/3μm for both GaN/Si and GaN/Dia HEMTs. The DC and RF characterization were done on the device, in similar measurements condition, using Agilent B1505A semiconductor parameter analyzer and Keysight N5244A PNA-X network analyzer, respectively. The GaN/Dia HEMT shows a much smaller percentage of drain current reduction which is 10 % compared to the 33 % in GaN/Si HEMTs (see Fig. 2 (a)). Our result of I D reduction (17.7 % at V D = 55 V, V g = 0) was also compared with the reported value in GaN/SiC HEMTs (∼ 27 %) [8] , correlating to the much lower self-heating effect in our GaN/Dia HEMTs. Hence, it is evident that self-heating induced I Dreduc.the rate in GaN/Dia HEMTs is much lower than GaN/Si and GaN/SiC HEMTs. The dissipated DC power density (P D ) in GaN/Dia was calculated as 27.56 W/mm (V D = 55 V) as compared to the 8.7 W/mm (V D = 20 V) in GaN/Si. The I Dreduc. rate in GaN/Dia is ∼ 1 % / W.mm −1 as compared to 5.89% /W.mm −1 in GaN/Si HEMTs, which is ∼5.7-times lower rate of I Dreduc in GaN/Dia as compared to GaN/Si (see Fig. 2(b) ). It is worth to mention that GaN/Dia sustained a higher P D of 27.56 W/mm even without on-state breakdown. Whereas GaN/Si was burnt around ∼9 W/mm of DC P D , could be due to intense self-heating and increased channel temperature in GaN/Si. Such inherent characteristics make GaN/Dia transistor very suitable for high power CW operation.
II. DEVICE FABRICATION

III. RESULTS AND DISCUSSIONS
In addition to I Dreduc , maximum transconductance (g mmax ) and maximum drain current density (at V G = 0 V) I Dreduc were analyzed from the measured transfer characteristics. By limiting the V G up to 0 V, we increased the CW V D up to 40 V for GaN/Si and device was measured without observing catastrophic failure. The HEMTs exhibited peak extrinsic transconductance (g mmax ) of 162 and 199 mS/mm for GaN/Si and GaN Dia respectively at V D = 10 V(See Fig. 3(a) ). We can clearly observe that as V D increases, the g mmax decreases.
Further analysis was done for the drain bias dependent I Dmax (at V g = 0 V, V D = 10 − 40 V) andg mmax reduction. The percentage of I D reduction (I Dreduc. ) was calculated based on the formula:
The I Dmax is the maximum I D value from transfer characteristics at V D = 10 V and I D−vd is taken as maximum I D at a particular V D for the calculation of I Dreduc. . Similarly, the g mmax reduction [g mreduc. = (g mmax − g m−vd ) × 100/g mmax ] (g mmax is the maximum g m value from transfer characteristics at V D = 10 V and g m−vd is taken as maximum g m at a particular V D for the calculation of g mreduc. ) was also calculated. The g mreduc. was found to be 15 % and 35 % at V D = 40 V with the rate of 1.0 mS/mm.V −1 and 1.9 mS/mm.V −1 respectively for GaN/Dia and GaN/Si HEMTs (See Fig. 3(b) ). Similar reduction in g mmax and I Dmax in GaN/Dia HEMT was observed which could be associated with mobility degradation. Lower g mmax reduction of GaN/Dia also indicates a lower reduction of effective mobility (μ eff ) which was extracted further in this work. Lower I Dreduc. andg mreduc. in GaN/Dia HEMTs confirms the low self-heating effect in the device which is due to the efficient heat dissipation through the Diamond substrate. Therefore, GaN/Dia enables the device to operate at higher V D without much compromise of current density and transconductance, which is key requirements for devices operating at higher CW power. In addition to the I D and g m , gate current was also measured on the same device with increasing V D at V G = 0 V. Figure 4 shows the I G versus V D for both GaN/Si and GaN/Dia HEMTs. From Fig. 4 , it is clear that I G is increasing at a higher rate in GaN/Si than GaN/Dia under similar longitudinal electric field condition. However, I g increase is more prominent at V D >∼ 15 V. This increase of I G could be due to the increased channel temperature at higher drain bias voltage. Increased gate current with temperature was reported in the literature which is due to temperature assisted tunnelling [9] , [10] . The rate of I G increase in GaN/Dia is obtained ∼3-times lower than GaN/Si. Lower rise of I G with V D implies higher gate stability and reliable device performance at high voltage operation of GaN/Dia.
In order to investigate the bias dependent temperature distribution in these devices, 2D TCAD simulation (SILVACO) was also performed using the GIGA module consistently with BLAZE [11] . The thermal boundary conditions can be expressed as
where J tot is the total energy flux, s is the unit external normal of the boundary, T ref is the reference boundary condition of the thermo-contact in the simulation environment, and Rth is the material-dependent thermal resistance. In our simulation, the bottom of the devices is used as the reference thermo-contact at 300 K. Fig. 5 (a) and 5(b) shows the lattice temperature profile of the GaN/Dia and GaN/Si HEMTs, respectively. The highest temperature in the channel (Hot spot) is referred here as junction temperature (T j ). From the temperature scale, it is clear that GaN/Dia has much lower temperature as compared to GaN/Si HEMTs.
The obtained temperature profile across the device channel from source to drain clearly indicates (See Fig. 5(a) ) that the GaN/Si HEMTs has T j of 440 K, whereas it is 370 K in the GaN/Dia HEMTs. The observation of lower T j of 70 K in GaN/Dia HEMTs means it can further operate at higher P D . Fig. 5(c) shows the junction temperature rise ( T j ) of the device with P D . From the figure, it is clear that the junction temperature rises more rapidly in GaN/Si HEMT (140 K) than GaN/Dia HEMT (36 K) at P D (7 W/mm). A similar trend of temperature rise ( T j ) in GaN/Dia HEMTs was also observed by Pomeroy et al. [12] . Thermal resistance (R th ) values were calculated from the slope of the rise of junction temperature versus P D for both GaN/Dia (6.7 K.mm/W) and GaN/Si (26.2 K.mm/W) HEMTs (See Fig. 5(d) ). The extracted values of R th were closely matched the reported values (∼6.5 K.mm/W) for GaN/Dia HEMTs [13] , and (24.6 K.mm/W) for GaN/Si HEMTs [14] . The GaN/Dia shows ∼3.9-times lower R th value than GaN/Si HEMTs. This is in good agreement with the reported results by Pomeroy et al. [15] . The R th of GaN/Dia can further be minimized by optimizing the interface layer between GaN and CVD-Diamond [16] .
We also performed the small-signal measurements on both the HEMTs from V D = 10−40 V. Fig. 6 (a) Fig. 6(b) ). Almost constant small signal gain for V D = 10 − 40 V in GaN/Dia offers a better choice for developing high-power high-frequency amplifier required for a large range of drain bias operation. The f T and f max were also evaluated for different V D from 10 -40V, the I d was fixed ∼200 mA/mm where both the devices exhibited maximum g m. , for GaN/Dia and GaN/Si respectively as f T was obtained highest at these gate bias voltage. The f T reduction (f Treduc. ) was calculated using the formula f Treduc. = (f Tmax −f T−vd )×100/f Tmax (f Tmax is maximum f T value measured at V D = 10 V and f T−vd is the f T obtained at different V D ). Fig. 7 shows the f Treduc. andg mreduc. versus P D for both GaN/Dia and GaN/Si HEMTs. At 7 W/mm, GaN/Dia HEMTs exhibited only 8.2 % of f Treduc. whereas GaN/Si HEMTs exhibited much higher f Treduc. of 55%. This f T (f T = g m /2pi(C gs + C gd )) reduction is predominantly due to the g m reduction (42%) in GaN/Si devices. The additional reduction of 13% in f T could be attributed to the slight increase of C gs + C gd , as was observed for GaN on Si devices. It is also clear that the GaN/Dia HEMTs has ∼6.75-times lower f Treduc. rate with P D as compared to GaN/Si HEMTs. It is also clear that GaN/Si HEMTs has larger f Treduc. than g mreduc. at higher V D whereas GaN/Dia HEMTs has an almost similar rate of f Treduc. and g mreduc. The reduction of f max with increasing V D was also calculated using the formula; (f maxreduc. = (f max(max) − f max−vd ) × 100/f Tmax ). Where f max(max) is the f max obtained at V D = 10 V and f max−vd is f max obtained at a particular V D . The inset of Fig. 7 shows the f maxreduc for both GaN/Si and GaN/Dia HEMTs. The f maxreduc. was obtained to be 49 % in the GaN/Si HEMTs while no significant reduction was observed in GaN/Dia HEMTs.
To confirm this, small-signal equivalent circuit parameters were extracted, from measured S-parameter at different V D , following the proposed model in the literature [17] . We observed that the intrinsic parameters, mainly g m intrinsic (g mo ), C gs and C gd were affected more significantly at high V D which is due to increased junction temperature in the device. Extrinsic parameters have relatively less effect in small-signal performance in our device. It could be due to alower rise of temperature in the parasitic area of the device than hot spot region (See Fig. 5 (a,b) ). However, a small increase in drain resistance (R d ) was also observed at higher V D . Similar behaviour of extrinsic parameters with temperature has been reported in the published work [18] . The extracted C g (C gs + C gd ) at different V D was shown in Figure 8 (a). A small increase of C g (∼3 %) was observed in GaN/Dia as compared to ∼16 % increase in GaN/Si. Large reduction of f T in GaN/Si is due to the reduction of g m and increase of C g as f T (f T α(1/C g )). Higher increase of C gs in GaN/Si could be linked to the large junction temperature (T j ) at higher V D (See Fig. 5(c) ). The increase of C gs with temperature in AlGaN/GaN HEMTs have also been reported by Cuerdo et al. [19] . Which could be related to changes occurred in SiN passivate and AlGaN permittivities [19] , [20] .
We observed a decreasing trend of C gd with V D . Similar trend of C gd was reported in other published works [21] , [22] . Which could be due to the extension of the depletion region towards the drain side with an increase of V D [22] . The reduction of C gd can help to improve the f max at higher V D [23] . Further, effective carrier mobility (μ eff ) was estimated from the extracted g mo which is associated with the device channel and can be expressed as g mo = (μ eff C gs × W/L)(V G − V TH )), where W is the gate width (200 μm) and L is the gate length (2 μm), V TH is the threshold voltage of device. Both μ eff and v eff (effective carrier velocity) were also calculated from the extracted small-signal equivalent circuit parameters for both GaN/Si and GaN/Dia. The normalized μ eff and v eff versus V D were plotted for both the HEMTs (See Fig. 8(b) ). Around 55 % reduction of μ eff was observed in GaN/Si as compared to 18% in the case of GaN/Dia. Comparatively higher reduction of μ eff in GaN/Si occurred due to increased T j at higher V D . Extracted effective 2-DEG mobility with temperature in GaN HEMT has shown a similar trend in the reported literature [24] . These results show that GaN/Dia HEMTs suffers ∼ 3-times lower rate of μ eff reduction which is due to the lower rise of junction temperature at increased V D .
IV. CONCLUSION
In conclusion, we have quantitatively investigated the selfheating effect on DC and RF performances of identically fabricated AlGaN/GaN HEMTs on CVD-Diamond and Si substrates. Self-heating induced device performances were extracted at different values of dissipated DC power density (P D ) in continuous wave (CW) operating condition. The GaN/Dia HEMTs exhibited ∼5.7-times lower rate of I Dreduc. than GaN/Si HEMTs. This behaviour was also confirmed by 2D device simulation which showed ∼3.9-times lower rate of increase in junction temperature and lowers thermal resistance (R th ) in GaN/Dia HEMTs in comparison with GaN/Si HEMTs. The f Treduc. rate was ∼6.75-times lower in the case of GaN/Dia than GaN/Si HEMTs whereas no significant reduction of f max was observed in GaN/Dia HEMTs. Comparatively lower reduction rate (∼3-times) of μ eff and v eff in GaN/Dia made its performance less degraded (∼15%) as compared to (∼50%) GaN/Si. These results show that GaN/Dia HEMTs can be operated even at higher V D as well as at higher P D which are paramount features for developing compact high power SSPAs for CW application.
